DPA-Switch

| Application | Device | Power Output | Input Voltage | Output Voltage | Topology |
| :--- | :--- | :--- | :--- | :--- | :--- |
| DC-DC Converter | DPA424R | 30 W | $36-75 \mathrm{VDC}$ | 5 V | Forward |

## Design Highlights

- Extremely low component count
- High efficiency - 85\% using Schottky rectifiers
- No current sense resistor or current transformer required
- Output overload, open loop and thermal protection
- Accurate input under/over voltage meets ETSI standards
- Operates to zero load
- 400 kHz operation minimizes size of magnetics
- Available for prototyping in DAK-21


## Operation

DPA-Switch greatly simplifies the design compared to a discrete implementation. Resistor R1 programs the input under/over voltages to 33 V and 86 V , respectively, and linearly reduces the maximum duty cycle with input voltage to prevent core saturation during load transients. These thresholds have tolerances that guarantee the converter is operational at 36 V , without the cost of additional line sense components.

Resistor R3 programs the internal DPA424R current limit to 85\% of nominal, just above the level needed at full load, limiting overload power. This feature also allows a larger DPA-Switch to be selected, without requiring any other circuit changes. A larger DPA-Switch reduces conduction losses, raising efficiency. Capacitors C8 and C9 provide transformer core reset; C8 also limits the leakage inductance spike on the DRAIN. Resistor R5 in series with C9 damps ringing. Zener diode VR1 provides a hard voltage clamp to limit DRAIN voltage, but is only active during transients and overload conditions.

The bias supply for U1 is provided from an auxiliary winding on output inductor L2. This gives higher efficiency than a transformer winding, since it provides a fixed voltage independent of input voltage. Pre-load R13 maintains the bias voltage $\geq 8 \mathrm{~V}$ at zero load.

On the secondary, a soft finish network, C13, D3 and R7, eliminates output turn-on overshoot. The remaining components provide output voltage regulation and loop compensation.


## Key Design Points

- For nominal under-voltage set point VUV:
$\mathrm{R} 1=\left(\mathrm{V}_{\mathrm{uv}}-2.35 \mathrm{~V}\right) / 50 \mu \mathrm{~A} . \mathrm{V}_{\mathrm{ov}}=(\mathrm{R} 1 \times 135 \mu \mathrm{~A})+2.5 \mathrm{~V}$.
- Select C9 such that the core resets at $\mathrm{V}_{\mathrm{UV}}$ and the DRAIN voltage $\leq 170 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{ov}}$. To reduce leakage spike, C8 may be added, adjusting C9 accordingly.
- Zener VR1 safely limits the DRAIN voltage below BV DSs and guarantees transformer reset.
- Opto U2 should have a CTR of between $100 \%$ and $200 \%$ for optimum loop stability.
- At zero load, maximum input voltage, the bias voltage across C 4 should be $\geq 8 \mathrm{~V}$ ( 12 V to 15 V under nominal conditions).
- Good layout practices should be followed:
- Locate C5, C6 and R4 close to U1, with grounds returned to the SOURCE pin.
- Primary return should be connected to the DPA-Switch tab, not the SOURCE pin.
- Minimize the primary and secondary loop areas to reduce parasitic leakage inductance.
- Consult AN-31 and EPR-21 for additional design tips and information.


Figure 2. Efficiency vs. Output Power.

Transformer Parameters

| Core Material | PR1408 Siemens N87 material, ungapper |
| :--- | :--- |
| Bobbin | P1408 8 pin (B\&B B-096 or equivalent) |
| Winding Details | Primary: 7T + 8T, 27 AWG <br> Secondary: 4T $\times 27$ AWG |
| Winding Order <br> (pin numbers) | Primary: (4-3), tape <br> Secondary: (5,6-7,8), tape <br> Primary: (3-1), tape |
| Primary Inductance | Primary: $450 \mu \mathrm{H}, \pm 25 \%$ <br> Leakage: $1 \mu \mathrm{H}$ (maximum) |
| Primary Resonant <br> Frequency | 3.8 MHz (minimum) |

Table 1. Transformer Construction Information.

| Output Inductor Parameters |  |
| :--- | :--- |
| Core Material | PR1408 Siemens N87 material <br> Gap for A of $163 \mathrm{nH} / \mathrm{T}^{2}$ |
| Bobbin | P1408 8 pin (B\&B B-096 or equivalent) |
| Winding Details | Bias: 18T, 32 AWG <br> Main: 7T, $2 \times 24$ AWG |
| Winding Order <br> (pin numbers) | Bias (1-2), tape, Main winding (7,8-5,6), tape |
| Primary Inductance <br> Pins 5,6-7,8 | $8 \mu \mathrm{H}, \pm 10 \%$ |

Table 2. Output Inductor Construction Information.

## Power Integrations

5245 Hellyer Avenue
San Jose, CA 95138, USA.
Main: +1 408-414-9200
Customer Service
Phone: +1-408-414-9665
Fax: +1-408-414-9765
Email: usasales@powerint.com
On the Web
www.powerint.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS. The products and applications illustrated herein (transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at www.powerint.com. Power Integrations grants its customers a license under certain patent rights as set forth at http://www.powerint.com/ip.htm.

The PI logo, TOPSwitch, TinySwitch, LinkSwitch, DPA-Switch, PeakSwitch, EcoSmart, Clampless, E-Shield, Filterfuse, StackFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2002, Power Integrations, Inc.

A

