| Application | Device | Power Output | Input Voltage | Output Voltage | Topology |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Telecom | DPA426R | 60 W | $36-75$ VDC | 12 V | Flyback |

## Design Highlights

- Low cost 400 kHz flyback design
- Simple Zener referenced 12 V output
- Efficiency - 82\% at 36 VDC and full load
- Low component count
- Accurate line OV and UV protection
- Thermal, short circuit and output overload protection
- No current sense components


## Operation

DPA-Switch greatly simplifies the design compared to a discrete implementation. Resistor R1 programs the under/over voltages and linearly reduces the maximum duty cycle with input voltage to prevent core saturation during load transients. Resistor R3 programs the DPA-Switch current limit at $85 \%$ of nominal to minimize fault and overload power. Drain voltage clamping is provided by diode D4 and Zener diode VR1 with optional components C4 and R2 to provide high frequency snubbing.

The output is rectified by diode D2 with optional high frequency damping from components C9, R15 and R16. The output capacitors are alternated to share the ripple current evenly between the Oscon capacitors (C10-C14) and the ceramic capacitors (C15-C18). A final decoupling ceramic capacitor C19 is placed at the output pins of the power supply.

Output regulation is taken from the +12 V output. Zener diode VR2 is DC-biased by resistor R7 with the opto-diode of U2 providing feedback and resistor R6 programming the gain. Optional capacitor C8 implements a soft-finish network to slow the rise of the output voltage at start-up.

The bias winding is rectified and filtered by D1 and C23 and provides operating power to the DPA-Switch. The regulation is fed back from the secondary through the opto-transistor of U2.


Figure 1. $60 \mathrm{~W}, 12 \mathrm{~V}, 5 \mathrm{~A}, \mathrm{DC}-\mathrm{DC}$ Converter.

## Key Design Points

- For the nominal under-voltage set point $\mathrm{V}_{\mathrm{UV}}$ :

$$
\begin{aligned}
& \mathrm{R} 1=\left(\mathrm{V}_{\mathrm{UV}}-2.35\right) / 50 \mu \mathrm{~A} \\
& \mathrm{~V}_{\mathrm{OV}}=(\mathrm{R1} \times 135 \mu \mathrm{~A})+2.5 \mathrm{~V}
\end{aligned}
$$

- For highest efficiency designs: use continuous conduction mode operation, this design uses approximately 0.5 KRP; minimize turns in the transformer and at this ( 60 W ) power level, keep AC flux density BM <1100 Gauss; fully fill a single layer for each winding to minimize leakage inductance and maximize copper fill factor; if possible use a Schottky rectifier diode (D2) with a low-forward drop.
- The transformer primary is split in order to minimize leakage inductance to obtain better efficiency.
- Tighter output voltage tolerance is possible by using a TL431 (and associated components) in place of the Zener diode VR2.
- Follow good layout practices:
- For length of the secondary current loop from transformer pins 9 \& 10, diode D2 and capacitors C10 to C18 and back to pins $6 \& 7$ of the transformer: ensure identical path length for each of the capacitors C10 to C18 to ensure they equally share the ripple current.

Transformer Parameters

| Core Material | Ferroxcube P/N: EFD25 3F3 |
| :--- | :--- |
| Bobbin | $10-$ pin EFD25 surface mount bobbin |
| Winding Details | Primary: 8T $+8 \mathrm{~T}, 2 \times 24 \mathrm{AWG}$ <br> Bias: $5 \mathrm{~T}, 1 \times 34 \mathrm{AWG}$ <br> $+12 \mathrm{~V}: 5 \mathrm{~T}, 4 \times 27 \mathrm{AWG}$ |
| Winding Order <br> (pin numbers) | Primary-1 (4-NC), Bias (1-5), +12 V (9, 10-6,7), <br> Primary-2 (NC-2) |
| Primary Inductance | $21 \mu \mathrm{H} \pm 25 \%$ (at 400 kHz) |
| Primary Resonant <br> Frequency | 3.0 MHz (minimum) |
| Leakage <br> Inductance | $1 \mu \mathrm{H}$ (maximum) |

Table 1. Transformer Parameters. (AWG = American Wire Gauge, NC = No Connection)

Power Integrations
5245 Hellyer Avenue
San Jose, CA 95138, USA.
Main: +1 408-414-9200
Customer Service
Phone: +1-408-414-9665
Fax: +1-408-414-9765
Email: usasales@powerint.com
On the Web
www.powerint.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS. The products and applications illustrated herein (transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at www.powerint.com. Power Integrations grants its customers a license under certain patent rights as set forth at http://www.powerint.com/ip.htm.

The PI logo, TOPSwitch, TinySwitch, LinkSwitch, DPA-Switch, PeakSwitch, EcoSmart, Clampless, E-Shield, Filterfuse, StackFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. © 2003, Power Integrations, Inc.

